International Engineering Consortium
Web ProForums
Triggering a Logic Analyzer on Complex Computer Buses
Sponsored by:
Agilent Technologies

Self-Test
1. Most desktop computers have a variety of transaction or pipelined buses.
a. true
b. false
2. Each type of bus contains the same basic transactional elements and pipelining architecture.
a. true
b. false
3. Which is a more efficient way to remove a chunk of data?
a. series of simple data wire transactions
b. burst data transfer
4. The PCI bus does not permit bursting.
a. true
b. false
5. With the P6-family of processors, bus realignment may be achieved by active analysis probes.
a. true
b. false
6. Which is the correct triggering sequence?
a. ADS# = 0, Address = desired, Transaction Type = I/O Write
b. Address = desired, Transaction Type = I/O Write, ADS# = 0
c. Transaction Type = I/O Write, Address = desired, ADS# = 0
d. ADS# = 0, Transaction Type = I/O Write, Address = desired
7. With the P6-family system bus, I/O Write discovery in Level 1 is possible when the queue depth (RNT) is at any value.
a. true
b. false
8. The P6-family system bus can have up to __________ outstanding transactions.
a. two
b. four
c. six
d. eight
9. If the pipeline is more than __________ deep, the flow through the trigger sequence will get stuck in Level 2.
a. two
b. four
c. six
d. eight
10. The specific applications described in the tutorial are extendible to other sophisticated modern buses.
a. true
b. false

Registered Users
Enjoy exclusive access to free On-Line Education and receive the biweekly IEC newsletter.

IEC Newsletter
Get the latest industry information including critical insights from key industry leaders, technology briefings, and an Analyst Corner.
Current
Subscribe

Newsroom

IEC Corporate Member

Advertising Kit