Publications Home
Browse by Type
Handbooks
Research Reports
Comprehensive Reports
Annual Reviews of Communications
Proceedings
Browse by Topic
Wireless
IP Centric Networks (NGN)
Broadband
Network Operations
Content/Applications/Services
Enterprise
Electronic Design
Optical
Bestsellers
New Releases
Publications Archive
Call for Papers
Guidelines for Publication
Publications Sponsorship
Publications Advisory Board
Overview
Executive Perspectives
Web ProForum Tutorials
TecPreviews
Podcasts
iForum®
DesignCon's InfoVault
Advertising and Sponsorship
Overview
Benefits
Corporate Member Directory
Executive Events
Become a Member
University Affiliates
University Program
Student Programs: GradNet
ECEDHA Affiliate Web Site
HKN Web Site
History
Press Releases
Newsletter
Awards
IEC Fellows
Affiliated Associations/Forums
Media Sponsors and Partners
Contact Us
Web ProForums
Home
/
On-Line Education
/
Web ProForums
Low-Voltage Differential Signaling (LVDS)
Table of Contents:
Definition and Overview
1. Introduction
2. LVDS Physical Layer
3. Multiple Technologies and Supply Voltages
4. Gigabits at Milliwatts
5. Flat Supply Current versus Operating Frequency
6. Low Electromagnetic Interference
7. Cost Benefits
8. Many Channels per Chip
9. DC Balance for Longer Cables
Self-Test
Glossary
PDF of this tutorial
Self-Test
1. Even though data is digital, designers are choosing analog LVDS to drive transmission lines.
a. true
b. false
2. Moving information between systems is the main use for LVDS solutions today.
a. true
b. false
3. An LVDS signal is immune to common-mode noise.
a. true
b. false
4. Which of the following does not accurately describe LVDS?
a. high-speed data throughput
b. high cost
c. higher integration
d. power-miser operation
5. LVDS has ______________ power requirements compared to PECL and GTL.
a. lower
b. higher
6. The input differential signal amplitude is undisturbed when noise appears ___________________.
a. more at the minus input
b. more at the plus input
c. commonly to both inputs
7. LVDS technology has better EMI performance than all other interface technologies.
a. true
b. false
8. Even with LVDS, it is not possible to integrate multiple channels per chip.
a. true
b. false
9. The single-bit transition cannot overcome the intersymbol interference at the end of the cable when ____________________.
a. the disparity magnitude is small
b. the disparity magnitude is large
10. The _______________ LVDS data bit indicates whether the data in the payload is true or inverted.
a. fifth
b. sixth
c. seventh
d. eighth
Glossary >>
Copyright © 2007 International Engineering Consortium
Terms of Use
|
Privacy Statement
|
Site Map
Registered Users
Enjoy exclusive access to free On-Line Education and receive the biweekly IEC newsletter.
Become a Registered User!
View Benefits
User login
IEC Newsletter
Get the latest industry information including critical insights from key industry leaders, technology briefings, and an Analyst Corner.
Newsroom
IEC News
June 04, 2008
Top Broadband Innovations in Asia-Pacific Recognized with IEC Announcement of 2008 InfoVision Finalists
April 30, 2008
IEC and Convergence World Magazine Announce Top NGN Innovators at SOFNET 08 in London
April 22, 2008
Excellence, Innovation and Leadership Recognized as IEC and Convergence World Announce 2008 Awards Finalists
IEC on Radio
IEC on radio Tele-Semana, commentary on NXTComm 2007 and future IEC programming.
IEC on TV
CCTV Highlights Broadband World Forum Asia 2007
BBWF Asia Comes to China
View all Press Releases
On-line Press Kit
IEC Corporate Member
Advertising Kit
Overview
IEC.org Web Banner Ads
Event Web Banner Ads
E-Newsletters
Exhibit Preview
TecPreview