Publications Home
Browse by Type
Handbooks
Research Reports
Comprehensive Reports
Annual Reviews of Communications
Proceedings
Browse by Topic
Wireless
IP Centric Networks (NGN)
Broadband
Network Operations
Content/Applications/Services
Enterprise
Electronic Design
Optical
Bestsellers
New Releases
Publications Archive
Call for Papers
Guidelines for Publication
Publications Sponsorship
Publications Advisory Board
Overview
Executive Perspectives
Web ProForum Tutorials
TecPreviews
Podcasts
iForum®
DesignCon's InfoVault
Advertising and Sponsorship
Overview
Benefits
Corporate Member Directory
Executive Events
Become a Member
University Affiliates
University Program
Student Programs: GradNet
ECEDHA Affiliate Web Site
HKN Web Site
History
Press Releases
Newsletter
Awards
IEC Fellows
Affiliated Associations/Forums
Media Sponsors and Partners
Contact Us
Web ProForums
Home
/
On-Line Education
/
Web ProForums
Triggering a Logic Analyzer on Complex Computer Buses
Sponsored by:
Table of Contents:
Definition and Overview
1. Significance of Complex Buses
2. Operational Overview of Pipelined Buses
3. P6 Family As Example
4. Turning Bus Operation into Bus Triggering
5. Triggering on Transaction Type with Address
6. Building a Complex Trigger
7. Putting It Together
Self-Test
Glossary
PDF of this tutorial
Self-Test
1. Most desktop computers have a variety of transaction or pipelined buses.
a. true
b. false
2. Each type of bus contains the same basic transactional elements and pipelining architecture.
a. true
b. false
3. Which is a more efficient way to remove a chunk of data?
a. series of simple data wire transactions
b. burst data transfer
4. The PCI bus does not permit bursting.
a. true
b. false
5. With the P6-family of processors, bus realignment may be achieved by active analysis probes.
a. true
b. false
6. Which is the correct triggering sequence?
a. ADS# = 0, Address = desired, Transaction Type = I/O Write
b. Address = desired, Transaction Type = I/O Write, ADS# = 0
c. Transaction Type = I/O Write, Address = desired, ADS# = 0
d. ADS# = 0, Transaction Type = I/O Write, Address = desired
7. With the P6-family system bus, I/O Write discovery in Level 1 is possible when the queue depth (RNT) is at any value.
a. true
b. false
8. The P6-family system bus can have up to __________ outstanding transactions.
a. two
b. four
c. six
d. eight
9. If the pipeline is more than __________ deep, the flow through the trigger sequence will get stuck in Level 2.
a. two
b. four
c. six
d. eight
10. The specific applications described in the tutorial are extendible to other sophisticated modern buses.
a. true
b. false
Glossary >>
Copyright © 2007 International Engineering Consortium
Terms of Use
|
Privacy Statement
|
Site Map
Registered Users
Enjoy exclusive access to free On-Line Education and receive the biweekly IEC newsletter.
Become a Registered User!
View Benefits
User login
IEC Newsletter
Get the latest industry information including critical insights from key industry leaders, technology briefings, and an Analyst Corner.
Newsroom
IEC News
June 04, 2008
Top Broadband Innovations in Asia-Pacific Recognized with IEC Announcement of 2008 InfoVision Finalists
April 30, 2008
IEC and Convergence World Magazine Announce Top NGN Innovators at SOFNET 08 in London
April 22, 2008
Excellence, Innovation and Leadership Recognized as IEC and Convergence World Announce 2008 Awards Finalists
IEC on Radio
IEC on radio Tele-Semana, commentary on NXTComm 2007 and future IEC programming.
IEC on TV
CCTV Highlights Broadband World Forum Asia 2007
BBWF Asia Comes to China
View all Press Releases
On-line Press Kit
IEC Corporate Member
Advertising Kit
Overview
IEC.org Web Banner Ads
Event Web Banner Ads
E-Newsletters
Exhibit Preview
TecPreview