International Engineering Consortium
White Papers
Triggering a Logic Analyzer on Complex Computer Buses
Sponsored by:
Agilent Technologies

Definition and Overview

Definition
Modern logic analyzers attempt to maintain the pace set by complex buses, allowing the use of complex triggering techniques that help unravel the mystery brought to the debug world by the transaction-based bus. A deep pipeline and delayed responses make setting a trigger extremely challenging and sometimes impossible, but combining knowledge of logic analyzer triggering and bus operation enables the customization of triggers for these buses.

Overview
This tutorial examines the impact of modern PC–architecture, input/output (I/O) buses on the debugging and optimization processes.

Registered Users
Enjoy exclusive access to free On-Line Education and receive the bi-monthly Broadband World eNewsletter.

Newsletter
The NEW Smart Currents Newsletter delivers the latest industry trends, strategies and insights you need to stay connected in the world of smart grid.
Current
Archive

Newsroom

IEC Corporate Member